SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998

- Independent Asychronous Inputs and Outputs
- 16 Words by 5 Bits
- DC to 10-MHz Data Rate
- 3-State Outputs
- Packaged in Standard Plastic 300-mil DIPs

### description

This 80-bit active-element memory is a monolithic Schottky-clamped transistor-transistor logic (STTL) array organized as 16 words by 5 bits. A memory system using the SN74S225 easily can be expanded in multiples of 48 words or of 10 bits as shown in Figure 3. The 3-state outputs controlled by a single output-enable ( $\overline{OE}$ ) input make bus connection and multiplexing easy.

N PACKAGE (TOP VIEW)										
CLKA IR UNCK OUT D0 D1 D2 D3 D3 D4 OE GND		20 19 18 17 16 15 14 13 12 11	V <sub>CC</sub> CLKB CLR OR UNCK IN Q0 Q1 Q2 Q3 Q4							

A first-in, first-out (FIFO) memory is a storage device that allows data to be written into and read from its array at independent data rates. This FIFO is designed to process data at rates from dc to 10 MHz in a bit-parallel format, word by word.

Reading or writing is done independently, utilizing separate asynchronous data clocks. Data can be written into the array on the low-to-high transition of either load-clock (CLKA, CLKB) input. Data can be read out of the array on the low-to-high transition of the unload-clock (UNCK IN) input (normally high). Writing data into the FIFO can be accomplished in one of two ways:

- In applications not requiring a gated clock control, best results are achieved by applying the clock input to
  one of the clocks while tying the other clock input high.
- In applications needing a gated clock, the load clock (gate control) must be high for the FIFO to load on the next clock pulse.

CLKA and CLKB can be used interchangeably for either clock gate control or clock input.

Status of the SN74S225 is provided by three outputs. The input-ready (IR) output monitors the status of the last word location and signifies when the memory is full. This output is high whenever the memory is available to accept any data. The unload-clock (UNCK OUT) output also monitors the last word location. This output generates a low-logic-level pulse (synchronized to the internal clock pulse) when the location is vacant. The third status output, output ready (OR), is high when the first word location contains valid data and UNCK IN is high. When UNCK IN goes low, OR will go low and stay low until new valid data is in the first word position. The first word location is defined as the location from which data is provided to the outputs.

The data outputs are noninverted with respect to the data inputs and are 3-state, with a common control input  $(\overline{OE})$ . When  $\overline{OE}$  is low, the data outputs are enabled to function as totem-pole outputs. A high logic level forces each data output to a high-impedance state while all other inputs and outputs remain active. The clear  $(\overline{CLR})$  input invalidates all data stored in the memory array by clearing the control logic and setting OR to a low logic level on the high-to-low transition of a low-active pulse.

The SN74S225 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated

# SN74S225 16 $\times$ 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SDLS207B – SEPTEMBER 1976 – REVISED APRIL 1998


## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Standard 91-1984 and IEC Publication 617-12.



SN74S225 16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998




functional block diagram

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

### SN74S225 16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS SDLS207B – SEPTEMBER 1976 – REVISED APRIL 1998

schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	$\ldots$ –0.5 V to 7 V
Input voltage range, V <sub>1</sub>	$\ldots$ –0.5 V to 5.5 V
Off-state output voltage range	–0.5 V to 5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 2)	67°C/W
Storage temperature range, T <sub>stg</sub>	$\dots$ –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.25	V	
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
lau	High lovel output ourrent	Q outputs			-6.5	mA
ЮН	High-level output current	All other outputs			-3.2	111/4
		Q outputs			16	mA
<sup>I</sup> OL	Low-level output current			8	IIIA	
ТА	Operating free-air temperature		0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK		V <sub>CC</sub> = 4.75 V,	II = -18 mA			-1.2	V
	Q outputs	V <sub>CC</sub> = 4.75 V,	$I_{OL} = -6.5 \text{ mA}$	2.4	2.9		V
VOH	All others	V <sub>CC</sub> = 4.75 V,	$I_{OL} = -3.2 \text{ mA}$	2.4	2.9		v
	Q outputs	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 16 mA		0.35	0.5	V
VOL	All others	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 8 mA		0.35	0.5	v
IOZH	•	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.4 V			50	μA
IOZL		V <sub>CC</sub> = 5.25 V,	$V_{O} = 0.5 V$			-50	μA
lj –		V <sub>CC</sub> = 5.25 V,	VI = 5.5 V			1	mA
	Data		N 07.V			40	μA
ΙΗ	All others	$V_{CC} = 5.25 V,$	V <sub>I</sub> = 2.7 V				
	Data		N/ 0.5.V/			-1	
ΙL	All others	$V_{CC} = 5.25 V,$	V <sub>I</sub> = 0.5 V			-0.25	mA
los‡		V <sub>CC</sub> = 5.25 V,	$V_{O} = 0$	-30		-100	mA
ICC§		V <sub>CC</sub> = 5.25 V			80	120	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Duration of the short circuit should not exceed one second. § I<sub>CC</sub> is measured with all inputs grounded and the outputs open.

#### timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 1)

			MIN	NOM	MAX	UNIT
fclock	Clock frequency					MHz
t <sub>w</sub> Pulse dura		CLKA or CLKB high	25			
	Pulse duration UNCK IN low	UNCK IN low	7			ns
	CLR low					
		Data (see Note 3)	-20			20
<sup>t</sup> su	Setup time before CLKA <sup>↑</sup> or CLKB <sup>↑</sup>					ns
t <sub>h</sub>	t <sub>h</sub> Hold time after CLKA↑ or CLKB↑					ns

NOTE 3: Data must be set up within 20 ns after the load-clock positive transition.



# SN74S225 **16 × 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY** WITH 3-STATE OUTPUTS

SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	МАХ	UNIT	
	CLKA			10	20			
fmax	CLKB		C <sub>L</sub> = 30 pF	10	20		MHz	
	UNCK IN			10	20			
tw	UNCK OUT		C <sub>L</sub> = 30 pF	7	14		ns	
<sup>t</sup> dis	OE	Any Q	C <sub>L</sub> = 5 pF		10	25	ns	
t <sub>en</sub>	OE	Any Q	C <sub>L</sub> = 30 pF		25	40	ns	
<sup>t</sup> PLH	UNCK IN	4	C: 20 pF		50	75		
<sup>t</sup> PHL	UNCK IN	Any Q	C <sub>L</sub> = 30 pF		50	75	ns	
<sup>t</sup> PLH	CLKA or CLKB	OR	C <sub>L</sub> = 30 pF		190	300	ns	
<sup>t</sup> PLH	UNCK IN	OR	C <sub>L</sub> = 30 pF		40	60	ns	
<sup>t</sup> PHL		UK	0L = 30 pr		30	45	115	
	CLR	OR			35	60		
t	CLKA or CLKB	UNCK OUT	C <sub>L</sub> = 30 pF		25	45	ns	
<sup>t</sup> PHL	UNCK IN		0L = 30 pr		270	400		
	CLKA or CLKB	IR			55	75		
	UNCK IN	IR			255	400	ns	
<sup>t</sup> PLH	CLR		C <sub>L</sub> = 30 pF		16	35		
	OR↑	Any Q			10	20		

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998



NOTES: A. CL includes probe and jig capacitance.

 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>0</sub> = 50 Ω, t<sub>f</sub> ≤ 2 ns, t<sub>f</sub> ≤ 2 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN74S225 16 $\times$ 5 ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998





Figure 2. Typical Waveforms for a 16-Word FIFO



# $\begin{array}{l} \text{SN74S225} \\ \text{16} \times \text{5} \text{ ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY} \\ \text{WITH 3-STATE OUTPUTS} \end{array}$

SDLS207B - SEPTEMBER 1976 - REVISED APRIL 1998



**APPLICATION INFORMATION** 

Figure 3. Word-Width Expansion: 48  $\times$  10 Bits





10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74S225N	ACTIVE	PDIP	Ν	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74S225N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74S225N	N	PDIP	20	20	506	13.97	11230	4.32

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated