SN65LVDS94



DGG PACKAGE



LVDS SERDES RECEIVER

FEATURES

•	4:28 Data Channel Expansion at up to 1.904 Gigabits per Second Throughput	U	(TOP VIE		
•	Suited for Point-to-Point Subsystem	D22 [1•	56 Vcc	
	Communication With Very Low EMI	D23 [2	55 D21	
•	4 Data Channels and Clock Low-Voltage	D24 [-	54 D20	
	Differential Channels in and 28 Data and	GND [53 D19	
	Clock Out Low-Voltage TTL Channels Out	D25 [52 🛛 GND)
•	Operates From a Single 3.3-V Supply and	D26 [51 D18	
	250 mW (Typ)	D27		50 D17	
•	5-V Tolerant SHTDN Input			49 D16	
	Rising Clock Edge Triggered Outputs	AOM		48 V _{CC}	
•		A0P		47 D15	
•	Bus Pins Tolerate 4-kV HBM ESD	A1M		46 D14	
•	Packaged in Thin Shrink Small-Outline	A1P		45 D13	
	Package With 20 Mil Terminal Pitch	LVDSV _{CC} [į
٠	Consumes <1 mW When Disabled	LVDSGND [-	43 D12	
•	Wide Phase-Lock Input Frequency Range	A2M [12 D11	
	20 MHz to 68 MHz	A2P [
•	No External Components Required for PLL	CLKINM [CLKINP [
•	Meets or Exceeds the Requirements of ANSI	CLKINP [A3M [39 D9	
	EIA/TIA-644 Standard	A3M [A3P]		38 D8 37 D7	
•	Industrial Temperature Qualified	LVDSGND		36 GND	`
•	$T_{A} = -40^{\circ}$ C to 85°C	PLLGND [35 D6	
•	Replacement for the DS90CR286	PLLV _{CC} [34 D5	
•	Replacement for the D05001200	PLLGND		33 D4	
		SHTDN [32 D3	
		CLKOUT [
		D0 [30 D2	
		GND [29 D1	

DESCRIPTION

The SN65LVDS94 LVDS serdes (serializer/deserializer) receiver contains four serial-in 7-bit parallel-out shift registers, a 7x clock synthesizer, and five low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN65LVDS93 and SN65LVDS95, over five balanced-pair conductors and expansion to 28 bits of single-ended LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate seven times the LVDS input clock (CLKIN). The data is then unloaded to a 28-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN65LVDS94 presents valid data on the rising edge of the output clock (CLKOUT).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The SN65LVDS94 requires only five line termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN65LVDS94 is characterized for operation over ambient air temperatures of -40°C to 85°C.



FUNCTIONAL BLOCK DIAGRAM



SN65LVDS94

SLLS298F-MAY 1998-REVISED JANUARY 2006





Figure 1. SN65LVDS94 Load and Shift Sequences

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature (unless otherwise noted) ⁽¹⁾

			UNIT
$V_{CC}^{(2)}$	Supply voltage range		-0.3 V to 4 V
	Voltage range at any terminal (except SHTDN)		-0.5 V to V _{CC} + 0.5 V
	Voltage range at SHTDN terminal		-0.5 V to V _{CC} + 3 V
		Bus pins (Class 3A)	4 KV
	Electrostatic discharge (3)	Bus pins (Class 2B)	200 V
	Electrostatic discharge ⁽³⁾	All pins (Class 3A)	3 KV
		All pins (Class 2B)	200 V
	Continuous total power dissipation		(see Dissipation Rating Table)
T _A	Operating free-air temperature range		-40°C to 85°C
T _{stg}	Storage temperature range		-65°C to 150°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals unless otherwise noted.

(3) This rating is measured using MIL-STD-883C Method, 3015.7.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR ⁽¹⁾	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DGG	1377 mW	11 mW/°C	882 mW	717 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	
V _{IH}	High-level input voltage (SHTDN)	2			
V _{IL}	Low-level input voltage (SHTDN)			0.8	
V _{ID}	Magnitude of differential input voltage	0.1		0.6	V
V _{IC} , see Figure 2 and Figure 3	Common-mode input voltage	$\frac{ V_{ D }}{2}$		$2.4 - \frac{ V_{ID} }{2}$	·
				V _{CC} -0.8	
T _A	Operating free-air temperature	-40		85	°C

TIMING REQUIREMENTS

		MIN	NOM	MAX	UNIT
t _c ⁽¹⁾	Input clock period	14.7	t _c	50	ns

(1) t_c is defined as the mean duration of a minimum of 32,000 clock periods.

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going differential input voltage threshold				100	
V _{IT-}	Negative-going differential input voltage threshold ⁽²⁾		-100			mV
V _{OH}	High-level output voltage	I _{OH} = -4 mA	2.4			V
V _{OL}	Low-level output voltage	$I_{OL} = 4 \text{ mA}$			0.4	V
		Disabled, all inputs open			280	μA
I _{CC}	Quiescent current (average)	Enabled, AnP at 1 V and AnM at 1.4 V, $t_c = 15.38$ ns		62	84	mA
		Enabled, $C_L = 8 \text{ pF}$ (5 places), Worst-case pattern, see Figure 4, $t_c = 15.38 \text{ ns}$		107		mA
I _{IH}	High-level input current (SHTDN)	$V_{IH} = V_{CC}$			±20	μA
IIL	Low-level input current (SHTDN)	V _{IL} = 0 V			±20	μA
I _{IN}	Input current (A and CLKIN inputs)	$0 \text{ V} \leq \text{V}_{\text{I}} \leq 2.4 \text{ V}$			±20	μA
I _{OZ}	High-impedance output current	$V_0 = 0 V \text{ or } V_{CC}$			±10	μA

(1)

All typical values are V_{CC} = 3.3 V, T_A = 25°C. The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the (2)negative-going input voltage threshold only.

SWITCHING CHARACTERISTICS


over recommended operating conditions (unless otherwise noted)

PARAN	IETER	TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
t _{su}	Data setup time, D0 through D27 to CLKOUT	0.0.5		4	6		
t _h	Data hold time, CLKOUT to D0 through D27	C _L = 8 pF	See Figure 5	4	6		ns
	Receiver input skew margin ⁽¹⁾ , see	t _c = 15.38 ns (±0.2%),	$T_A = 0^{\circ}C$ to $85^{\circ}C$	490	800		~~~
t _{RSKM}	Figure 6	Input clock jitter <50 ps ⁽²⁾	$T_A = -40^{\circ}C$ to $0^{\circ}C$	390			ps
t _d	Delay time, input clock to output clock, see Figure 6	t _c = 15.38 ns (±0.2%)			3.7		ns
	Change in output clock period from cycle to	t _c = 15.38 + 0.75 sin (2π500 See Figure 7	E3t)±0.05 ns,		±80		
$\Delta t_{C(O)}$	cycle ⁽³⁾	t _c = 15.38 + 0.75 sin (2≠3E6 See Figure 7	it) ±0.05 ns,		±300		ps
t _{en}	Enable time, SHTDN to phase lock	See Figure 8			1		ms
t _{dis}	Disable time, SHTDN to Off state	See Figure 9			400		ns
t _t	Output transition time (t _r or t _f)	C _L = 8 pF			3		ns
t _w	Output clock pulse duration				0.43 t _c		ns

 t_{RSKM} is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. It is defined by $\frac{t_c}{14}$ -ts/h. Input clock jitter| is the magnitude of the change in the input clock period. $\Delta t_{C(O)}$ is the change in the output clock period from one cycle to the next cycle observed over 15,000 cycles. (1)

(2) (3)

PARAMETER MEASUREMENT INFORMATION









Figure 3. Recommended V_{IC} Versus V_{ID} and V_{CC}

PARAMETER MEASUREMENT INFORMATION (continued)









Figure 5. Setup and Hold Time Measurements

PARAMETER MEASUREMENT INFORMATION (continued)



CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outpu The magnitude of the advance or delay is t_{RSKM} .






Figure 6. Receiver Input Skew Margin and t_d Definitions

PARAMETER MEASUREMENT INFORMATION (continued)







APPLICATION INFORMATION

16-BIT BUS EXTENSION

In a 16-bit bus application (Figure 11), TTL data and clock coming from bus transceivers that interface the backplane bus arrive at the Tx parallel inputs of the LVDS serdes transmitter. The clock associated with the bus is also connected to the device. The on-chip PLL synchronizes this clock with the parallel data at the input. The data is then multiplexed into three different line drivers which perform the TTL to LVDS conversion. The clock is also converted to LVDS and presented to a separate driver. This synchronized LVDS data and clock at the receiver, which recovers the LVDS data and clock, performs a conversion back to TTL. Data is then demultiplexed into a parallel format. An on-chip PLL synchronizes the received clock with the parallel data, and then all are presented to the parallel output port of the receiver.




Figure 11. 16-Bit Bus Extension

16-BIT BUS EXTENSION WITH PARITY

In the previous application we did not have a checking bit that would provide assurance that the data crosses the link. If we add a parity bit to the previous example, we would have a diagram similar to the one in Figure 12. The device following the SN74FB2032 is a low cost parity generator. Each transmit-side transceiver/parity generator takes the LVTTL data from the corresponding transceiver, performs a parity calculation over the byte, and then passes the bits with its calculated parity value on the parallel input of the LVDS serdes transmitter. Again, the on-chip PLL synchronizes this transmit clock with the eighteen parallel bits (16 data + 2 parity) at the input. The synchronized LVDS data/parity and clock arrive at the receiver.

The receiver performs the conversion from LVDS to LVTTL and the transceiver/parity generator performs the parity calculations. These devices compare their corresponding input bytes with the value received on the parity bit. The transceiver/parity generator will assert its parity error output if a mismatch is detected.

APPLICATION INFORMATION (continued)




Figure 12. 16-Bit Bus Extension With Parity

LOW COST VIRTUAL BACKPLANE TRANSCEIVER

Figure 13 represents LVDS serdes in an application as a virtual backplane transceiver (VBT). The concept of a VBT can be achieved by implementing individual LVDS serdes chipsets in both directions of subsystem serialized links.

Depending on the application, the designer will face varying choices when implementing a VBT. In addition to the devices shown in Figure 13, functions such as parity and delay lines for control signals could be included. Using additional circuitry, half-duplex or full-duplex operation can be achieved by configuring the clock and control lines properly.

The designer may choose to implement an independent clock oscillator at each end of the link and then use a PLL to synchronize LVDS serdes's parallel I/O to the backplane bus. Resynchronizing FIFOs may also be required.




Figure 13. Virtual Backplane Transceiver



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS94DGG	ACTIVE	TSSOP	DGG	56	35	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		SN65LVDS94	Samples
SN65LVDS94DGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SN65LVDS94	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM


10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ľ	SN65LVDS94DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Feb-2019



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS94DGGR	TSSOP	DGG	56	2000	350.0	350.0	43.0

PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated